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1.0 IWFLOWCTION AND SUMKARY
F
The purpose of this program was the design optimization of lateral
PNP transistors.
	 To this end an experimental set of lateral transistors were
Fdesigned and fabricated.	 Parameters investigated included the various,
diffusion profiles as well as the geometric dimension of the transistor.
Based on these results another set of transistors were designed and incorpor-
F1
ated into a general purpose breadboard MC-6 which included diffused resistors,
pinch resistors, vertical NPN transistors and - variaas designs of lateral PNP
F
transistors. Packaged chips and wafers were delivered.
The lateral PNP transistor introduced to the integrated circuit field
H. C. Lin	 Westinghouse has found	 despiteby	 of	 wide application	 somewhat poor
r
performance as compared to vertical transistors.
	 Some background concerning
I
the lateral transistor and the composite PUP transistor aregiven - in section
F
2.0. In section 3.0	 tre design consideration for lateral PNP transistors
are discussed.
	 Both the dc current gain and the high frequency performance
Fare covered.	 In section 4.0 the experimental results are given as well as
details.on MSC-6.	 Inthe final section the processing problem areas and a
specification are given.
The conclusion of this program indicates that in order to obtain
current gains greater than 100 @ Ic = 0.1 - 1.0 ma the emitter should be
heavily doped, the collector should completely surround the emitter, the
effective baseewidth must be control-led by -use of lateral diffusion and the
surface state density must be Wnimized by proper sintering and passivation.
^o To
minimize losses to the substrate through parasitic transistor action, the
emitter should be over an out diffused N+ region that creates a retarding
US Patent, No. 3197710
U
rfield for vertically injected hole current. This effect also improves frequency
response by reducing the diode storage effect that would be present without
the N+ region. Finally the transit time must be reduced by forming an aiding
field in the base region either by passing a current through the base region
from emitter to collector or by modifying the diffusion profiles by several
techniques.
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2.0 BACKGROUND
One severe limitation of the earliest available monolithic integrated
circuits was that bipolar PNP transistors could not be used. Of course, for
laboratory quantities of circuits rate°r elaborate processing sequencies
could be used to allow the inclusion of PNP transistors, but this approach
was not at all practical for large quantities of circuits. With the intro-
duction of the burried collector process, as compared with the N/N+ double
epitaxi.al process, it became possible to selectively utilize the parasitic
vertical PNP transistor to the substrate as shown in figure 1. The applica-
tions of this structure, however, are limited to those where the PNP collector
is connected to the most negative potential in the circuit. Even so, the
parasitic vertical PNP transistor was used frequently and in particular it
was used in many of the operational amplifiers available at the time.
EMITTER
	 BASE	 COLLECTOR
r
S70.328-VA•5
More flexibility of design was achieved through the introduction of
Pe lateral PNP bipolar transistor	 the West'
	 *po	 by	 inghouse Electric Corporation.
H.C. Lin, et.al., Proc. SEE, vol. 52, pp. 1491-1495, Dec. 1964..
3
aThis structure shown in figure 2 used the same diffusion that forms the NPN
base region, to simultaneously form both the PNP emitter and the PNP collector.
EMITTER	 COLLECTOR	 BASE
Figure 2. Lateral PNP Transistor 	 S70-328-VA-9
} Still , drawbacks existed, for the current gains were generally less than ten
s and the frequency response, fT, was less than 10MHz . For matey applications
this type of structure was adequate. When circuit designs required higher
Betas so that resistor ratios rather than absolute values could be used, the
Lateral PNP transistor itself became inadequate.
Low currentains of the lateral PNPg 	 transistor were improved by the
use of a vertical NPN bipolar transistor to amplify the collector current
of the lateral PNP. This combination , also introduced by Westinghouse
Electric Corporation, is referred to as the "Composite PNP" transistor.
(See figure 3) Connected in the manner shown, the overall current gain is
the product of the lateral PNP and the vertical. NPNains. Thus eve ifg	 n
the lateral PNP current gain is as low as unity the composite gain obtained
is useable.
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HORZ 0.5V/DIV
VERT 0. 1 MA/DIV
STEPS 0. 001 MA/STEP
i
r'nnit :.er
BASE
Collector
Figure 3. Composite PNP Transistor Schematic
1
Figure 4. Composite PNP Characteristics
5
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Four problems exist with the composite transistor:
a) Required area is doubled.
b) VOFF-SET is 0.6 volts. (See figure 4)
c) T is still poor.
d) For switching applications the storage time is large.
The area is doubled because the composite structure requires two
isolated transistors to achieve useable current gains. The off-set voltage
of a diode drop is introduced by the circuit configuration. If matching
push pull stages are required, then the NPN must be degraded by placing-a
diode in series with the collector. The frequency figure of merit is not
increased since the same lateral structure is us3d. The storage time is
large because when the composite turns OFF the NPN base must discharge
through the reverse biased base-collector junction of the lateral PNP transis-
tor. One technique for reducing the storage time is to add a bleed-cff
resistor to the base of the PNP transistor. This, however, reduces the over-
all composite current gain by diverting useable base drive and also increases
the area of the composite structure to that of three components. This
approach is quite useful in many applications.
With the advent of MOS bipolar technology the bleed-off resistor can
be replaced with a parasitic p-channel MOS transistor to the substrate. As
shown in figure 5 this-is a MOS transistor at the surface between the actual
NPN base region and the p-type substrate. This approach requires no additional
area, does not degrade current gain and does not require arty stand-by power.
In effect, the MOST is simply a switch that is open when the NPN is ON and is
closed when the NPN of the composite is OFF. The signal required for the
gate electrode is negative with respect to the NPN collector region. The
threshold roltage of the MOST is dependent on the oxide thickn•sss under the
gate, the orientation arid resistivity of the epitaxial layer and the amount
of mobile charge trapped within the oxide or at the interface. Typically
this is of the order of 10-20 volts. A reduction of the oxide under the
gate can selectively_reduce the parasitic MOS threshold to less than 6 volts.
Emitter
	
BASE	 Collector
Emitter
BASE
.e ctor
Sue
S70-328-VB-7
Figure 5. Composite PNP with M0S Switch
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3.0 LITERAL PNP DESIGN CONSIDERATION
As previously mentioned, trg purpose of this contract was the design
optimization of lateral PNP transistors with a minimum addition of processing
steps.
	
The main areas that were concentrated on were:
a) Maintain a simple process.
b) Reduce losses through parasitic transistor action.
c) Increase peak current gain of lateral, transistor.
d) Increase useful current range of lateral transistor.
e) Improve fT of lateral transistor.
f) Reduce switching speeds of lateral transistor.
Each of the above areas were considered in the design and fabrication
of lateral PNP transistors on this contract. Some areas showed slight
improvement while other areas of interest were substantially improved.
3.1 Current Gain
If the lateral PNP transistor is fabricated with no additional
process steps over the standard NPN circuits, then the same diffusion used
for the NPN base will be used for the PNP emi!Lter. A detailed cross-sectional
view of this structure is shown in figure 6. lhere are two types of injected
M
emitter current: hole current (Ip) injected into the base region and electron
current (In) injected into the emitter. Each of these types has two
components; the lateral (y) and the vertical (x) components. For the lateral
PNP transistor the lateral injected hole current should be minmized and all
other components minimized.
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3.2 Concentration Gradient
For a double diffused PNP transistor with s P+ emitter, most of the
emitter current is carried by the holes and the electron current can be
neglected. In this case Ip = Ig. For the lateral PNP transistor described
above the emitter is not P+
 nor is it Shallow diffused hence it can not be
assumed that Ip = IR. To minm7ze the electron current the concentration
gradient within the emitter junction should be increased. If the PNP
'	 emitter diffusion is the same as the NPN base, and the diffused resistor
== diffusion,there are obvious limitations present.
	 One technique for decreasing
_ -tothe electron current isuse a separate P+ diffusion with as high a surface
r- concentration as possible.	 A shallow junction depth also increases the
concentration gradient.
- since the p-Lype emitter is diffused into a homogenous base region,
then type epitaxial layer, the vertical and lateral components of the hole
the	 Ifcurrent are	 same.	 a sub-diffusion of arsenic or phosphorous is
performed beneath the emitter and allowed to out diffuse to the emitter then
_- ^=J #J =^
x	 px	 py	 y
wY^ere Ax and Ay are the planar and side areas of the emitter respectively
and Jnx and Jny are the vertical and lateral electron current densities.
	 The
out diffused n type region can have two effects.
	
It can alter the
	 P-N
step junction	 thereby effecting the electron current into the base and it
can create a retarding field that effects the vertical component of the hole
current. injected.	 For both of these reasons it is desireable to include an
N+ sub-diffusion beneath the emitter of the lateral PNP.
	 If the diffusant
used is phosphorous, it will out diffuse more rapidly and have a greater
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effect*, however, this would require an additional two process steps and it
would have an undesirable effect on the base emitter junction capacitance.
A more straightforward solution would be to decrease the epitaxy thickness
and to increase the arsenic pre-diffusion concentration.
Out diffusion of an n-type impurity beneath the emitter increases
the capacitance per unit planar area by decreasing the base emitter space
charge region. The decrease in electron current into the base is effected
by the space charge region width since it can be subdivided into two
components: the electrons that are injected into the p type emitter, and
those that are injected into the space charge region where they recombine
with holes.
3.3 Geometric Effects
Geometric considerations are, of course, very important. If the ratio
of hole currents Ipy/Ipx is to be a maximum, then the perimeter to area ratio
of the emitter must also be a maximum.. Thus interdigitated emitter and
collector stripes of mininnm, width are best while circular emitters are poor.
The problem with this solution is that the lateral PNP current gain generally
peaks at low current levels (Ic = 1 ma) -where surface effects are important.
Maximizing the P/A ratio further enhances the effect the surface recombina-
tion velocity variations will have on current gain. This is discusses in
more detail later in the next section.
3.4 Surface Recombination and the Diffusion Length
The lateral component of the hole current will now be considered.
* Hilbiber, D. F. IEEE-ED 14, duly 67, P. 381.
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The distribution of laterally injected holes in the uniformly doped base
region depends on the minority carrier diffusion. length Lp, the base width
WBO 5 WB 5 WBj and the effect of surface recombination velocity. If it
is assumed that the hole concentration injected into the base falls off
exponentia]ly with distance from the emitter then if WB >> Lp the distri-
bution will be exponential. If WB N Lp, then the exponential approximation
is further reduced to a linear fall-off. The diffusion length of minority
carrier holes in the base region is given as
Lp 	 1^ i , Tp	
i[q] 
	 I
where T  and ^
LP 
are respectively, the lifetime and mobility of holes in the
n-type base region.
Lifetime is then subdivided into two components:
1	 1	 =	 1	 +	 1
Tp	 Teff
	 Tbulk	 'surface
where
WB
	
Tsurface — C1	 S	 'b0
and So = surface recombination velocity and the constant C 1 determines
what portion of the base width is effective in reducing Teff• The fact that
surface recombination velocity is important car. be seen by referring to
figure 7 which indicates the change in peak current gain during sintering
as a function of base resistivity.
Various sintering cycles smith temperatures of 100-500 0C, 0% H2 -
100% N2 tc 100% H2 - 0% N2, times of 5-60 minutes 4nd both rapid and slow
cooling were investigated. The greatest effects were introduced with
12
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hydrogen present. Small percentages of hydrogen are best since the effect
passes through a peak as the concentrations of positive ions introduced in
the oxide increases and the distribution changes. The only effect of
temperature and time was to alter the rate of change of the peak current
gain. No effect of rapid versus slow cooling was observable. It was asses
that the gas treatments were effecting the surface -omponent of the lifetime
by changing the surfb-.e recombination velocity. The image effect of changes
in the oxide on holes present near the surface was discounted since devices
operated with a gate electrode over the oxide between emitter and collector
could not produce changes in peak current gain of 50 as was observed with
sintering. The gate electrode effect or -urrent gain was generally in the
2 to 5 multiplication range. The surface recombination velocity also effects
the emitter injection efficiency by increasing the recombination rate in the
space charge region of the emitter base junction. As So increases then the
component of the electron current Inx that results from electrons recombining
in the space charge region will increase and emitter efficiency will decrease.
The emitter efficiency can be derived* as a function of the surface recom-
bination velocity and the surface areas (As) of the space charge region:
1
Y "'	 -
SoAs
As epitaxy resistivity is increased the space charge region and As increase
and So is more effective.
* A. S. Grcv-e, Physic and Tech. of Semiconductor Devices (Wiley), p. 218.
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It is pointed out by J. Lindmayer *, et.al., "that surface recombination
t
velocity becomes a factor only at very high ;values of current gain, when the
vertical current is small." The effect of surface recombination velocity on
transistor current gain is also referred to by A. S. Grove, "The recom-
bination current in the surface space charge region around the PNP emitter is
directly effected by the generation current in that region." One of the
generation components thus effecting the recombination current is
Igen,s = j q NiSoAs
where Ni is the intrinsic carrier concentration and As the surface space
charge region.
As previously pointed out the recombination current contributes to
base current and thereby lowers the common-emitter current gaka hFE . This
effect is important at low collector current levels. The effect is less at
higher currents because**recombination currents incre£se with the factor
exp q'VF l12kTp but collector current increases as exp q,VFIM .
'tnce the experimental measurements discussed in the next section are
generally made at low collector currents where the lateral PNP common Euitter
current gain can be as high as 104-200, surface recombination is considered
to be important.
3.5 Current Gain Summarized
In summary, the current gain of the lateral PUP transistor is optimised
# Solid State Electronics, Vol. 1G, No. 3, p. 225 (1967).
** A. S. Grove, ibid.
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by increasing the concentration gradient within the emitter region to reduce
In and creating a retarding field under the emitter by out diffusion to
reduce Ipx, by decreasing WB so that WP << Lp and all laterally injected
holes are collected and by minimizing surface recombination effects. Decreas-
ing the basewidth was not covered in this section since it is primarily a
process problem and as such is covered in Section 5.0
3.6 Hi^eauency Characteristics
The main effort in improving the high frequency characteristics of
lateral PNP transistors concerned the switching speeds of the lateral
transistor used as a load resistor. These considerations are covered in
the section on experimental results.
For linear applications the fT of the transistor should be considered.
The main drawbacks of the lateral structure are:
a) charge storage of vertically injected carriers
b) poor transit time of laterally injected carriers
The charge storage effect in the base can be elinimated by reducing the
vertical injection of holes into the base (Ipx). As previously discussea,
this is accomplished by performing an N+ diffusion_ beneath the emitter and
forcing a retarding field. In this way Ip, is reduced practically to zero
and only a small electron current (ICY) injected from the N+ sub-diffusion
into the emitter remains. The magnitude of this current can be controlled
by the doping levels. As a result, the N+
 sub diffusion increases the low
frequency current gain and exterxis the useful frequency. The method of
detecting if the N+ diffusion is accomplishing the above effect is to
observe the fall-off of current gain with frequency. If the N+ region is
15
t
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effective, then the fall-off wil l be the usual -6 db/octave. If the fall-
off is -3 db/octave, then the N+ region is not effective and the fall-oif is
resulting from base storage effects which predominate the high frequency
perf ormancc .
The transit time for a uniformly doped base region, as exists in the
lateral PNP transistor, is given as
2
WB
tb = Dbb
P
where WB is the basewidth and Dpb is the minority carrier diffusion constant.
The base cut-off frequency for the transistor is then given as
2.43 Apb
fb =
2 r WB2
If tht, base region is graded. as in the case for the standard double diffused
vertical. PNP transistor, then the transit time is given as
t b = tb
In (NgF,/NBC )
I:
C
L
where NBF and NBC are the donor impurity concentration at the edge of the
base emitter and base collector junctions respectively. The built in
electric field reduces the transit time significantly if N BE/NBC is large.
Since there is no graded impurity distribution in the active lateral base
region of the lateral PNP transistor, no drift field exists to accelerate
the holes across to the collector. This effect reduces the usefulness of
the lateral PNP transistor at high frequencies considerably.
There are two solutions to the problem: first alter the process to
16
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form a graded impurity distribution in the base region and improve transit
time, and second form an aiding electric field in the base region by applied
voltages.
The techniquesfor performing the first are to numerous to detail.	 One
-_ technique previously mentioned is to use phosphorous as the sub diffusion
g
r beneath the emitter. 	 Phorphorous out diffuses more rapidly then arsenic and
it will form not only a retarding field for the vertically injected holes,
but an aiding field for the laterally injected carriers. 	 This requires that
the phosphorous out diffuse vertically to the emitter and laterally toward
r the collector. 	 Junction_ capacitances are increased.
A more straight forward approach is to pass a current through the base
region from emitter to collector by the means of two base contacts. 	 This
r
effect was investigated -using geometry No. 21 in the izLitial layout of devices.
This structure has a circular N+ base contact surrounded by three P+
	 annular
rings and then by an N+ annular ring.	 A do current is passed from the center
emitter to the annular base contact creating an aiding electric field in
-' the base region.	 The first P+ annular ring is then used as the emitter and
the next two rings are an a-c collector and a d-:. collector. 	 Using this
technique the base transit time is reduced and given by the expression
2
WB
t-b
a k (s } Dpb
where k(e) is given by # the expression
A. N. Dow, et.a., Solid State Electronics, 10, 359 (1967)
17
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k(e) = 2 .43 (1 + el-37 )
e = WAVB/2Dpb
and
E	 •.. I p
where I is the lateral current flowing in the base region to form the aided
field and p is the resistivity of the N+ region the current is flowing
through.
The effect of the aided field is reduced if the N+ region carrying
the current is not directly under the active base region, i.e., the N+
epitaxy or the pre--diffused region must out diffuse up to the emitter and
collector regions. Alternately the N+ region can be eliminated from under-
neath the emitter as shown by E.L. Long. *
 The effect was observed on this
program, but all transistors fabricated had the N+ region somewhat far
removed from the emitter and collector regions so the improvements in current
gain were not as great. Because the structure did not have the required
profile,frequency measurements were not made.
# E. L. Long, IEEE Solid State Circuits Conference, 1970, Paper THPM
Section 9.3
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4.0 F,XPE.R.IMENTAL RESULTS
ff
L
4.1
	
MSC-6 General Purpose Breadboard Block
The M3C-6 breadboard block is a 109 x 109 mil die. (See Figure 8) 	 The
following table lists the major mask layout tolerances.
Minimum Resistor Width 	 0.4 mil
Resistor to isolation Tub Edge	 1.2
-	 Minimum Spacing Between Adjacent Resistor Legs 	 1.2
fMinimum Contact Window Dimeasions 	 0.4
L ^ Smallest Contact Window 	 0.4 x 0.4
Min •.mum Spacing Between Contact, Window & Junction	 0.2
Nominal Spacing Between Contact Window & J r.nction	 0.4
Minimum Isolation Lane Width 	 0.8
Collector t.o Emitter Spacing (Basewidth) of
Interdigitated Lateral PNP's 	 0.4
F1 Collector to Emitter Spacing (Basewidth) ofSmall Micropower Lateral PNP	 0.2
Nominal Bonding Pad Size	 4.0 x 4.0
Minimum Spacing Betwee - i Boning Pads	 0.4
` Minimum Aluminum Stripe Width	 0.8
The mask numbers and functions are listed below
Mask Number	 Function
456-1	 P+ Isolation diffusion
456-2	 Base & resistor diffusion
I6-3 P+ Diffusion
_ 456-4	 N; Emitter diffusion
456-5	 Contact window
456-6	 Aluminum bonding pads
	( `	 The chip consists of 52 components in 34 separate isolation tubs. There
	
u	 are 20 standard diffused resistors, 12 pinch resistors, 6 vertical NPN's,
	
'	 11 lateral PNP's, 2 PN junction capacitors, and one thick oxide MUS-M .
All components except the resistors are in their own separate isolation tubs.
].9
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4. U EXPERIMENTAL RESULTS
4.1 MSC-6 General Purpose Breadboard Block
The MC-6 breadboard block is a 109 x 109 mil die. (See Figure 8) The
following table lists the major mask layout tolerances.
Mini mum, Resistor Width 0.4 mil
Resistor to Isolation Tub Edge 1.2
- Minimum Spacing Between Adjacent Resistor Legs	 1.2
M3.nimum Contact Window Dim-nsions 0.4
Smallest Contact Window 0.4 x 0.4
Minimum Spacing Between Contacz, Window & Junction	 0.2
Nominal Spacing Between Contact Window & Junction	 0.4
Minimum) Isolation Lane Width 0.8
Collector to Emitter Spacing (Basewidth) of
Interdigitated Lateral PNP's 0.4
Collector to Emitter Spacing (Basewidth) of
Small Micropower Lateral PNP 0.2
Nominal Bonding Pad Size =	 4.0-x 4.0
Minim= Spacing Betweel Bonding Pads 0.4
Minimum Aluminum Stripe Width 0. 8
The mask numbers and functions are listed below
Mask Number Function
456-1 P+ Isolation diffusion
456-2 Base & resistor diffusion
456-3 P+ Diffusion
456-4 N-t- Emitter diffusion
456-5 Contact window
456-6 Aluminum bonding pads
The chip consists of 52 components in 34 separate isolation tubs. There
are 20 standard diffused resistors, 12 pinch resistors, 6 vertical NPN's,
11 lateral PNP's, 2 PN Junction capacitors, and one thick oxide MOS-FEf.
All components except the resistors are in their own separate isolation tubs.
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Figure 8. MSC-6
Figure 9. NPN Bipolar
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Figure 9. IT?T Bipolar
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The resistors are divided between two isolation tubs; the 4 large value
resistors are in one tub and all remaining lower value resistors are in the
other. The 12 pinch resistors are each located in a separate tub. Each is
actually a pair with a common terminal.
The vertical NPN transistors are all identical in comtruction. Each
has a recta*.gular base region 2.5 mils x 3.2 mils with a circular emitter of
0.9 mil-, diameter. Figure 9 is a photograph of one of the NPN's.
The two PN junction capacitors are identical, and are actually a
modified NPN structure. They are built like a large vertical NPN with the
collector internally shorted to the emitter. This parallels the base-collector
Junction capacitance with the base emitter junction capacitance, thus the
total capacitance is bc and Cam. Furthermore, the emitter is divided up
into a striped configuration which increases the sidewall area of the emitter
junction. The sidewall has a higher capacitance per unit area than the bottom,
of the junction due to the higher impurity concentration of the sidewall.
The entire structure is metallized uterever possible to pick up additional
NOS capacitance. The purpose of the design is to get the largest value
capacitor possible in the smallest area possible. Since the base emitter
junction and collector base junction are in parallel, the reverse breakdown
voltage of the structure is determined by the base emitter breakdown.
Figure 10 shown the lower value resistor tub. Thin tub contains ors
3K and three 4K resistors each tapped at 1K intervals, two 100 Q and two
200 n resistors, four 50K resistors, two 16K resistors, one 20K resistor, and
one 15K resistor. The LX? Q and 200 Q resistors are useful for monitoring
the sheet re.5istivity of the base and resistor diffusion. The following
21
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Figure 10. Low Value Diffused Resistors
Figure 11. Pinch Resistors
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table lists the resistor taps available on each resistor type.
R total (ohms) R taps (ohms)
100
200
3K 1K, 2K
4K 1K, 2K, 3K-
-
15K 9K, 12K
UK 6K, 15K
20K 10K, 14K
50K 3K, 11K, 14K, 228, 28K, 34K, 40x, 46K
50K 1K, 16K, 268, 29K, 34K, 36K
50K 10K, M, 15K 2 26K, 34-K, 40K, 43K
50K 8K, la, 21K, 27K, 33K, 41K, 45K
r
r
r
r
r
C
r
r
In addition to the above resistors, there are four higher value
resistors: one 160K, two 80K, and one 200K. These ars located in a
separate cammon isolation tub and each is centertapped.
Figure 11 is a photograph of one of the pinch resistor pairs. The
center borAing pad is common to each helf of the pair. In designing these
components Irvin ' curves# were used, hence the assumption was made that the
presence of the N+ diffusion does not disturb the impurity distribution of
the p-type impurities in the pinched-off region. The twelve pinch resistor
# John C. Irvin, "Resistivity of Bulk Silicon and of Diffused Layers in
Silicon", Bell Syst. Tech. J., 41, P. 387.
23
pairs are of two designs: a 1.2 square 6UKP pair (total resistance 120KO
for the pair) and a 0.6 square 30KO pair (total of 6OKQ for the pair). There
are six of each design on the MSC-6.
t
	
	
Figure 12 shows the thick oxide MD.S-FET. This was included so that
the threshold of the parasitic MS-FfT that exists between resistor legs and
elsewhere could be measured &nd to allow C-V measurements for determining
Qss-
The eleven lateral PNP transistors are divided into three types:"
interdigitated, micropower, and multiple gate. The interdigitated types are
shown in figures 13 thrcugh 17 _ . These are subdivided into five types
according to size and number of emitters although they all have the same
basic geometry. There is one single emitter transistor, two double emitter,
two triple emitter, two five-emitter, and one ten-emitter transistor. Each
,emitter is a 1.2 mil x 2.8 mil rectangle surrmuided by the collector - with a
r
	
basewidth of 0.:4
 mil. Figure 18 slows one of the micropower PNP's. The
circular emitters have a diameter of 1.2 mil with a 0.2 mil basewidth.
r
	
Due to the narrow basewidth care must be taken in processing since these
components may short due to lateral diffusion of the collector and emitter.
On the other hand, the narrow basewidth offers the possibility of higher
gain than is possible with wider basewidths. The multiple gate lateral PNP's
is shown in figure 19 . This structure has a very wide basewidth (32 mils)
with a series of intervening aluminum gates of 1.2 mil width spaced 0.8 mil
apart. The intent of this design was to see which gate had the most effect
on controlling
 the transistor beta when a voltage is applied to the gate.
i
e
24
Lw
Y
v
C
i
F
t
f
s
r
Figure 12. Thick Oxide P—Channel 2
.:OSr r
Figure 13. Lateral PNP Transistor - Single r'L'tter
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Figure 14. Lateral PIP Trar_s4stcr - arc aritters
Fi„ ure 15. Lateral PIP ira.^s'_stcr - 7hree aiitters
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Figure 16. Lateral RTP Transistcr — rive Fritters
Fig-are 17. Lateral P' . P '"rs• . -'sr.or •- Ten antters
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F i€ure 1E. Micropower P'PP
Figure 19. Multiple Gate Lateral PUP
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4.2 Switchtw Characteristics of Lateral PNP Transistors
Lateral PNP transistors are frequently used to provide a complementary
capability to reduce the standby power dissipation. In this application the
PNP acts as a non-linear load resistor for the NPN transistor. The schematic
circuit for testing the lateral PNP as a non-linear load resistor is shown in
figure 20.
B+
29-30 µµ f
1 µfd
i
t	 1
INPUT	 50-300K	 \
	
OUTPUT
_	
^	 ^ to4w =
5012	 50-300K	 72N91850K
20.30 µµf
s70-32$-VA-1
Figure 20. Test Circuit for Evaluating Switching Characteristics
The test circuit was evaluated with a commercial PNP vertical transis-
tor to frequently greater than l0MHz before testing integrated lateral PNP
transistors. To accurately simulate true I.C. operation, a four pin T018
package was used with the substrate grounded so that the parasitic base to
ground capacitance would be present. This also accounts for the parasitic
PNP action to the substrate.
The test conditions for the device are listed below:
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B+ = 0.7, 1.0, 2.0, 3.0, 4.0, 5.0 volts
f = 10K, 30K, 100K, 300K, Lv,, A. l0MHz
The input and output waveforms are shown in figure 21 	 The turn-on
	
+	 ^I-- T
6
INPUT
GROUND
I
f	 ^	 1	 I
I	 ^
OUTPUT	 I
	
VSAT	 1	 {	 i	 I
4 to
	
{	
t 	
Its	 I	 I
_	 TURN	 TURN
	
ON	 OFF
S70-326-VA-2
Figure 21. Switching Characteristic Waveforms
time, determined mainly by the 2N918, remained less than 100 npec for all
supply voltages and frequencies. The turn-off characteristics are used to
`	 evaluate the lateral PNP transistor. For no-lead conditions the ;urn--off
time was less than 100 µsec for all supply voltages and frequencies. Then
the transistors were evaluated driving an R -C load of 50KC) and 100 µOfd.
Results of these measurements are given in figures 22 and 23 . The measure-
ments' were made with a 1/10 duty cycle input square wave where T defines
the pulse width. The 50% duty cycle is depicted in figure 22 as the diagonal
line crossing the curves. With a 50% duty cycle 10MHz operation was
achieved with B+ = 7.0 volts.
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Figure 23. Turn Off Times vs Supply Voltage
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The turn-off time is separated into the storage and fall times as
a function of supply voltage in figure 23 . As seen, this device geometry
was limited by fall-time rather than storage time. The fall-time is poor
because the peak beta is achieved at lower currents than are required for
optimum driving of the R C load. As seen in figure ?-4 the peak current gain
for this geometry device is achieved in the 0.1 - 1.0 ma range.
Since the switching speed is limited by the available current gain at
current levels greater than 1 ma rather than due to capacitive effects the
geometry of the lateral PNP transistor should be increased.. As shown
in Figure 25 the current gain vs. emitter current shifts to higher currents
as more emitters are added. By adding up to tem emitters the useable lateral
PNP current gain range can easily be extended into the 100-5003 ma range
(see figure 25 ). In this case the switching speed will become storage
time limited. This in turn is effected by the effective lifetime in th '_ base
region. As the lifetime is decreased the current gain and the storage time
are decreased.
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5.0 MTEBAL PNP - VERTICAL NPN PROCESSING
In prz)cessind lateral PNP transistors the following areas ar p of
particular interest:
a) Control of arsenic out-diffusion profile (N+ epitaxy or
N+ pre-diffusion)
b) Control of epitaxy resistivity
^•) Control of effective basewidth
d) Effect of passivation on surface
e) Effect of sintering on surface
5.1 Control of Parasitic Vertical Transistor Action
There are two ways to reduce the diffusion length of holes in the
vertical direction so that they are not collected: reduce lifetime with
gold doping or reduce lifetime with an N+ diffused region. Gold doping would
also reduce the lateral transistor action and thus is undesirable. The N+
diffused or witaxy region only effects the vertical action, and if the out
diffusion of this region is controlled, a retarding field can also be
established.
The N+ epitaxy approach is the most straight forward in that no
additional process steps are required, and also no sneak paths for vertical
transistor action are present. If an N+ pre-diffusion is performed., then a
sneak path does exist to the substrate. Of course, the side walls of the
isolation diffusion also act as collectors, but they can be located a
distance greater than. a diffusion length from the emitter thus minim;9ijlg
their effect. If the sidewalls are a p ublem, then a separate N+ base
diffusion guard ring completely surrounding the PNP collector and diffusing
35
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down to the sub N+ region is required. This technique reduces the base
series resistance as well..
The N+ out diffusion profile should be controlled so that the retarding
field is present and so that the Junction capacitance is not greatly increased.
Arsenic is generally used for both the epitaxy and the diffused approach since
it has a lower diffusion constant than phosphorous and the out diffusion is
more controllable. The standard arsenic pre-diffusion of ps < 50 ohms/square
and xJ
 = 8 microns is well suited to lateral PNP fabrication. The epitaxial
layer shoule then be p = 1-3 ohm-cm and the thickness depending on p should
be 5-10 microns. The details for the N+ epitaxy are given in the attached
process specification.
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5.2 Control of effective Lateral PNP Basewidth
For a vertical transistor the effective bascwidth is controlled by
diffusion profiles and by the relative diffusion rate of the emitter and
base regions. For a lateral transistor the process is more complicated.
The following factors enter into the effective basewidth of a lateral PNP
transistor.
a) Basedidth on line drawing
b) Photographic & contact printing processes
c) Photoresist processing
d) Undercut in oxide etching process
e) Lateral diffusion of junction under oxide
f) Resistivity of epitaxial layer
g) Applied voltage
01' cource all of these parameters are important in NN transistors
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and diffused resistors and they must be carefully controlled; h,?never, they
do not effect so sensitive a parameter as hasewidth. Fortunately i;he lateral
transistor action is not as strongly dependent on basew*dth variations as the
NPN transistor and the spread of Betas obtainable is quite acceptable.
The first two processes are controlled by proper mask making techniques.
In photoresist processing the thickness of the resist, the exposure time, the
developing technique and the post bake time and temperature are all important.
Oxide undercutting during e+ •hing will predictably reduce the baseifidth as
will the lateral diffusion under the oxide. The resistivity of the base
region and the applied voltage determine the depletion layer spreading from
the collector towards the emitter. Accounting for these various factors a -
10 micron basewidth on the line drawing will result in a 1-3 micron effective
basew-idth. Of the above, the most difficult parameter to control is the oxide
undercut, and as a result,close attention should be paid to the thoroughness
of the developing, the adhesion of the resist, and the control of the oxide
thickness to be etched. The etching process is very reproducible in itself.
5.2 Effects of Passivation and Sintering
As discussed in section 3.4 surface effects are important in optimizing
lateral PNP transistors. For passivation, a phosphorous glass is required.
This is generally covered with a neutral TEOS deposited glass to elimi.nata
the problems of photoresist adherence and undercutting of a phosphorous
doped glass. The passivations described in the attached process specification
yield good NPN transistor characteristics prior to sintering, but generally
the PNP curre ^ gain is poor. Sintering in Forming Gas (90% N2 - 10% H2)
for 5-15 minutes at T = 400-500 0C is required to obtain good PNP current gain.
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The details of the sintering process attached are as a guide line only -
experimentation is required to optimize both transistor current gains and get
good ohmic contact. In many cases two sintering cycles were required before
adequate gains were obtained. In general more than two sintering cycles is
unwise since the NPN characteristics frequently degrade at that point.
5.4 Vertical NPN - Lateral PNP Bipolar Processing Specification
This specification describes a method for simultaneous fabrication of
vertical NPN transistors, lateral PNP transistors, and resistors on a
monolithic, integrated circuit. The process consists of four diffusions and
six photoengraving steps.
The P+ diffusion simultaneously forms the emitter and collector
regions of the lateral PNP transistor so that the basewidth is not a function
of mask alignment. The P+ diffusion also forms the contact to the low value
diffused resistors.
I. Material .
 Specifica+;.^n
Supplier - Monsanto
Type and Resistivity - p type; 10 - 40 G-cm
Diameter -- 1.3 inches
Thickness - 7-9 mils
Surface Preparation: mechanically - chemicalJv polished
II. Vapor Etch and Epitaxial Deposition
Horizontal reactor tube dimensions are approximately 30 inches long
and 60 :mn i.d. Susceptor is a silicon-carbide-coated carbon graphite boat
of dimensions 11" x 2" x J, tilted from the horizontal by approximately 5.00.
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A. Vapor Phase Etch
Carrier Gas H2 ® 20 1/min
Etchant HU ® 105 ml/min
Temperature-) 1225 + 100C
Time 3 minutes
Etch Rate 0.33 micron/min
B.	 Epitaxial Growth
Carrier Gas H2 ® 20 1/min
Silicon Source SiC14 ® 0 + loC
Source Gas H2 @ 1.6 1/min
Deposition Temperature 1150 + 20oC
Growth Rate 1.0 micron/min
First Layer*
Dopant AsH3 Flow Rate2
Thickness 4.2 microns
Resistivity 0.8 + 0.1	 ohm-cm
Second Layer:
Dopant PH3 Flow Rate2
Thickness 11.8 + 1.0
	 microns
Resistivity 0.9 + 0.1	 ohm-cm
Sheet Resistivity - Combined Layers	 160 ± 30 ohms/square
1 Temperatures given above are as measured on the center slice with an
optical pyrometer.
2 Dopant Flow mates must be adjusted by making individual calibration runs
on each.of the two layers. These numbers vary slightly from week to week.
Alternately - arsenic diffusion step IIA with appropriate oxidation and
photoengraving steps.
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IIA Arsenic Prediffusion
A. Pre-diffusion cleaning (per section IIIA)
B. AsH3 Deposition 12500C
Preheat	 D_ep Flush Units
Time	 none	 60 5 min.
Gas 02	 20 20 ml/min.
Gas N2	 700 2700 ml/min.
Gas 1% AsH3	750 ml/min.
C. Wafers are given a 2 mina etch in 10% HF to remove the doped
glass.
D. Drive-in	 12000C
Time	 16	 hours
Gas 02	1000
	 ml/min
Final xo > 5 microns
ps < 40 ohms/square
E. Remove all oxide prior to Epitaxial Silicon Deposition
III Oxidation
A. Pre-<Li,ffusion Cleaning:
1. 5 minutes in hot sulfuric acid ® 190 + 10°C
2. Rinse in deionized (d.i.) water to 4.0 megohms (mini?m mri)
3. 15 minutes in hot nitric acid ® 90 + 100C
4. Rinse in d.i. water to 4.0 megohms (minimum)
5• 5 minutes (minimum) in hot d.i. water ® 90 -r 100C
5. N2 blow dry
Cleaning may be omitted if oxidation is done same day as epitaxi.al growth.
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B. Oxide Growth:
Thickn ss	 02	 N2	 H2
	
Time
	 Temp
6000 A	 2000m1/min 170 ml/min 4150ml/min 30 min	 12000C
(see note)
The above is followed by a 5 minute flush at 12000C in 02 ® 1000
ml/min.
Note: The gas flows produce a steam atmosphere for oxidation.
Oxygen (02) bubbled through hot water is an equivalent method
of producing steam for oxidation.
IV. Photoe:	 .graving
A. Isolation Diffusion Mask
B. Etch Time - 9 minutes in Buffered Etch*
Diffusion Furnace Operations: Wafers are loaded onto a room
temperature boat. For drive-in and oxidation, wafers are stood up
in slotted boats; for depositions, the wafers are laid flat on a
solid boat inclined at approximately 50 to the horizontal. When
steam is used, wafers are pushed directly into the steam flowing
in the tube. Flew rates are given for a 50 to 55m. L.d.
diffusion tube.
V. Isolation Diffusion (Boron)
A. Pre-diffusion Cleaning (Section III A)
B. B2H6 Deposition ® 1150OC:
aY 
Formula for Buffered Etch is given at the end of this specification as
Appendix A.
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Preheat	 Deposition	 Flush Units
- Time	 5	 60	 1.0 min
Gas 02 	320	 320	 320 ml/min
Gas N2	 3340	 3340	 3340 ml/min
Impurity Mix
	
300 ml/min
- Impurity Mix consists of 140 ml/min of 1% B2H6 plus 1000 ml/min
- of N2 .	 The excess impurity mix is exhausted.
C.	 Drive-In 0 12000C
Wafers are given a 2 minute etch in 10% HF prior to drive-in to
remove the doped glass, then cleaned according to Section III,
Part A (3-6).
Time	 10 min	 24 hrs. (minim„m)
Gas	 steam
Gas 02	 200 ml/min
Gas N2	 1000 ml/min
VI.	 PhotoenAravi.•g
A.	 Base and Resistor Mask
B.	 Etch Time - lU minutes in Buffered Etch
s C. An electrical check of isolation is performed prior to the base
and resistor diffusion.
VII Base and Resistor Diffusion Boron - Vertical NP'N
f
A. Pre-diffusion Cleaning (Section III-A)
B. B2H6 Deposition ® 900OC:
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Preheat	 Deposition	 Flush Unit:
Time	 5 30	 1.0 min
Gas 02	115 115	 115 ml/min
Gas N2
	4500 4500	 4500 ml/min
Impurity Mi-: 300 ml/min
Impurity Mix consists of 158 ml/min of 1% B246 plus 1000 ml/min
of N2.	 The excess impurity mix is exhausted.	 The obtained
resistivity (ps) is 86 ± 2 ohms/square.
C.	 Wafers are given a 2 minute etch in 10% HF prior to drive-in to
remove the doped glass, then cleaned according to Section III,
Part A (3-6).
D.	 Drive-In ® 11500C
Oxi:33tion	 Drive-In Units
Time 20	 150 min
Gas steam
Gas 02 200 ml/min
Gas N2 1000 ml/ min
Final Resistivity (ps ) = 390 ± 40 ohms/square
Final Oxide
0
= 5K A
Final Depth = 12 fringes
VIII. Photoengraving
A. P+ collector and emitter mask (for the Lateral PNP Transistor)
B. Etch Time - 9 minutes in Buffered Etch
TX. Collector and Emitter Diffusion (Boron) - Lateral PNP
A. Pre-diffusion Cleaning (Section III-A)
B. B2H6 Deposition ® 11501C:
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Preheat	 Deposition	 Flush	 Units
Time
	
0	 10	 1.0	 Mir,
Gas 02	 320	 320	 ml/min
Gas N2	 3340	 3340	 mi./min
Impurity Mix	 300	 ml/min
Impurity Mix consists of 158 ml/min of 1% B2H6 plus 1.000 ml/min
of N2. The excess impurity mix is exhausted. The obtained
resistivity is 6.5 ± 1 ohms/square
C. Drive-In @ 1000°C
Wafers are given a 2 mLiute etch in 10% HF prior to drive-in to
remove Lhe doped glass, then cleaned according to Section III,
Part A (3-6).
Time	 20	 5	 min.
Gas	 steam
Gas 02	 00	 ml/min
Gas N2	1000	 ml/min
Final Resistivity (ps) = 10.5 ± 1.5 ohms/square
0
Final Oxide	 = 2-3K A
Final Depth	 = 3 - 5 microns
X. Photoengraving
A. N+ emitter and collector contact mask (for NPN transistor)
B. Etch Time - 13 minutes in Buffered Etch
XI. Emitter Diffusion (Phorphorous) - Vertical NPN
A. Pre-diffusion Cleaning (Section III-A)
B. PH3
 Deposition @ 1000°C:
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Preheat	 Deposition	 Flush Units
Time	 5	 10-20#	 0.5 min
Gas 02	 00	 200	 200 ml/min
Gas N2	 000	 2000	 2000 ml/min
Impurity Gas - 1%	 720 ml/min
C._ Wafers are given a 2 minute etch in 10,E HF to remove a phosphorous-
doped glass, then cleaned according to Secti ,)n III, Part A (3-6).
The obtained resistivity is 2.5 + 1 ohms/square.
D.	 Drive-In ® 1000OC:
Time	 30	 10	 2	 20 min
Gas 02	 steam	 1000 ml/min
Gas N2	1000	 360 31/min
Gas H2	 880 ml/min
E.	 TEOS Passivation
Temperature	 6OG	 600	 600	 950	 u3O	 600 600	 eC
Time	 5	 15	 5	 10	 5	 15 5 min
Gas 02	 4000
	 4000	 4000	 see	 4000	 4000 4000 m1/min
note
Gas 0-. thru
Saturator	 1	 1 ml/min
Note:	 For the 95&C operation, the standard deposition flows for the
PH3
 furnace are used. 	 The total thickness of the phorphorous-
doped TEOS is approximately 3.2K 4, with the phosphorous being
s&-idwiched between two neutral TEOS layers (Refer to XI B).
XII.	 Photoengrz,^►in^
A.	 Contact window mask
Actual deposition time depends on xj and as of base.
r
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B. Etch Time -- 6 minutes in Buffered Etch
XIII. Aluminum Deposition
A. PreAi.ffusicn Cleaning (Section III A)
B. Electron beam evaporation with 8-10K R of aluminum deposited.
XIV. Photoengraving
A. Aluminum bonding pad mast:
B. Etch Time - 30 seconds in Aluminum Etch#
XV. Sintering
A. Sintered at 50000 for approximately 10-15 minutes. (See Figure 26)
B. Examine visually to confirm good Al-Si contact
XVI. Electrical, Scribe, Dice and Visual Inspection
Standard measurements on each of the components are made on all wafers
to in-sure the quality. Then the wafer is scribed and diced into the separate
chips. Visual inspection can be performed at this point, although it is more
effectivelyv done prior to dicing if an automatic marking scheme is available.
Aluminum Etch formula is included in Appendix B
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TEMP
510 0
 C
41 O° C
200°C
IIN
Temperature versus Time
Hydrogen (H2) Gas Flow -
15D ml/min
LOAD 52 MIN STAf	 5 VAIN	 ?gT,p < SMIN	 UNLOADSINTttR	 SiN CR	 TIME
CURVE A: THIS CURVE DEPICTS THE SINTERING CYCLE FOR ALUMINUM
THAT HAS NOT RECEIVED AN HF ACID DIP
CURVE B: THIS CURVE DEPICTS THE SINTERING CYCLE FOR ALUMINUM
THAT HAS RECEIVED AN HF ACID DIP
370-164-VS-I
Figure 26 -Sintering Process
Curve A: This curve depicts the sintering cycle for aluminum that has not
received an HF acid dip.
Curve B: This curve depicts the sintering cycle for aluminum that has
received an HF acid dip.
47
z I I |	 ^vz
®
^
^
o
^ k^
I.- 0 -jmaI .^
_ z- n
;	 v
_
0
n
_k§
ƒ
uszo
a 2§k i§^
00g	 . CC LL LU o z
a§	 ( 2 0 zgL
^ o
i
N
a
>
A
An
kEx<Q
u^
I
R
0 0 0
0$ I
^§
<^7-
L^
a^
^cr
IL
00 ^k0 ^^
§U --j zE
o^ 0Q!@o uz
^^a«
48
» 2z«^ y \ :.^-z ©:^ ^ ^
r0
m
Z
r_J
U
w
Z
CU
cc
w
Z_
I
D
2
DJ
Q
d
to
w
O_
X
O
O
8
J
N
Z
_C
N
LL
LL
O
2
C
5
ra
U
Ln
N
LL
LL
O
a
Z
N
LL
LL
LL
S
t7
i
L
N
Q
9
2
O
N
uj
LL
J
s
h
W
49
APPENDDI A
Buffered Etch
Stock solution = 1 lb. - NH4F + 1000cc d.i. water
Etch is made fresh each day as follows: V) parts ::ock solution to
1 part concentrated HF. (48%)
Etch rate = 750 AO/min (undoped Si02)
Etch temp = 250C
APPENDDC B
Acid Etch for Aluminum
300cc H3PO4 (85%) + 12cc Concentrated HNO3
 + 60cc Glacial HA--
Etch temp = 600C
0
Etch rate = 10,000 A/min
1-
I
I 90
